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Abstract
The human brain intrinsically operates with a large number of synapses, more than 1015. Therefore, one of the most
critical requirements for constructing artiﬁcial neural networks (ANNs) is to achieve extremely dense synaptic array
devices, for which the crossbar architecture containing an artiﬁcial synaptic node at each cross is indispensable.
However, crossbar arrays suffer from the undesired leakage of signals through neighboring cells, which is a major
challenge for implementing ANNs. In this work, we show that this challenge can be overcome by using Pt/TaOy/
nanoporous (NP) TaOx/Ta memristor synapses because of their self-rectifying behavior, which is capable of suppressing
unwanted leakage pathways. Moreover, our synaptic device exhibits high non-linearity (up to 104), low synapse
coupling (S.C, up to 4.00 × 10−5), acceptable endurance (5000 cycles at 85 °C), sweeping (1000 sweeps), retention
stability and acceptable cell uniformity. We also demonstrated essential synaptic functions, such as long-term
potentiation (LTP), long-term depression (LTD), and spiking-timing-dependent plasticity (STDP), and simulated the
recognition accuracy depending on the S.C for MNIST handwritten digit images. Based on the average S.C (1.60 ×
10−4) in the fabricated crossbar array, we conﬁrmed that our memristive synapse was able to achieve an 89.08%
recognition accuracy after only 15 training epochs.
Introduction
Over the past few decades, von Neumann architecture
with Si-based complementary metal-oxide-semiconductor
(CMOS) technology has served as a mainstay of the
modern computer and electronics industries.1,2 However,
the impending fundamental physical limits of CMOS
technology and increased fabrication cost have become
the main obstacles to sustainable computing technology
envisioned for the future.1,3,4 In the big data era, the
explosive growth of unstructured data and data com-
plexity have revealed the limits of classical computing
hardware in terms of the von Neumann bottleneck
between processor and memory,5 the rapid increase of
heat ﬂux due to CMOS scaling,6 and device packing
density restriction due to local energy dissipation.7
The neuromorphic electronic system, which imitates
the principles of biological synapses in a huge network of
neurons, has emerged as a promising approach for
implementing exceptionally energy-efﬁcient, time-efﬁ-
cient, and fault-tolerant computing technologies.8,9 Many
attempts to implement the essential synaptic functions,
such as short- and long-term plasticity and spike-timing
dependent plasticity (STDP), have resulted in various
device architectures, including memristors,10–14 phase
change memory,15,16 and ﬂoating-gate transistors.17,18
Among these devices, memristors, which consist of a
simple storage medium sandwiched between two con-
ductors, are strong candidates for device platforms for
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artiﬁcial synapses.10–14,19,20 Fundamental device studies
have shown that memristors offer desirable properties for
artiﬁcial synapses, such as a nanoscale footprint,21 low-
energy22 and low-cost fabrication,23 and analog switching
based on material reconﬁgurations that can be manipu-
lated by diverse electrical stimuli.24
Because synapses are connectivities between numerous
neurons and the analog functionality in the storage of
synaptic weight is inherent in the two terminal nodes,25,26
neural networks bear some resemblance to crossbar
arrays in which memristors are arranged at each cross-
point.10,19,20 In real neural networks, each of the hundreds
of types of neurons has its own receptor and ion channels
that respond to a certain set of inputs through synapse-
deﬁned interconnections between the axons of pre-
neurons and a dendrite of post-neurons (Fig. 1a), which
can perform brain activity.25,26 The role of the dendrite is
to provide inputs from multiple pre-neurons into the cell
body of a single post-neuron. In the perceptron model
that simpliﬁes the biological neural network, a post-
neuron in the brain receives input signals (xi) from
thousands of other pre-neurons through a biological
neurotransmission process (Fig. 1a).27 Each of the input
signals is scaled by its own synaptic weight (wi) and is
expected to respond differently depending on the history
on its synaptic weight. Then, all inputs are integrated
(∑wixi) into the cell body of the post-neuron (Fig. 1a).
Some of these outputs (wixi) tend to excite the connected
neuron whereas others tend to inhibit it.28 If the summed
output signal is higher than a threshold value, the signal
will be delivered in the form of an action potential ﬁring
along the axon of the post-neuron. This signal processing,
which is achieved via a complicated interplay among
different types of receptors and ion channels, is recog-
nized as the foundation of learning and memory in the
human brain.25,26
Considering the signal processing capability of the
neural network, the xi and wi in the electrical crossbar
array can be regarded as the applied input voltage and
conductance of the ith memristor, respectively. The array
refers to an artiﬁcial neural network (Fig. 1b).10,19,20 In
many types of memristors, crosstalk (called cell-to-cell
coupling) in which the currents ﬂow through undesired
pathways (indicated by the red arrows in Fig. 1b) occurs
when the array is comprised of only memristors (i.e.,
without selectors).29,30 This problem may cause the
creation of the undesired neural signals (i.e., ∑IUndesired) in
the ANNs (Fig. 1b),31 which could result in misreading of
the output current ﬂowing through the designated col-
umn lines (i.e., post-neuron), and the learning and
memory capability of the array would be severely degra-
ded. More energy would also be consumed because of the
Fig. 1 Schematics of the perceptron model for the neurotransmission process and hardware implementation of ANNs. a Three pre-neurons
(yellow) and one post-neuron (green) are connected via individual synapses. The inset shows the simpliﬁed neurotransmission process. The input (xi)
from the axon of each pre-neuron is scaled by its own wi value and sent to a dendrite of the post-neuron. In the cell body of the post-neuron, all
scaled inputs are integrated (∑wixi). b Schematic of a 4 × 4 crossbar array consisting of synaptic devices for ANNs. The input voltages (xi, i= 1, 2, 3, and
4) are individually applied to the rows (pre-neurons) of the array (yellow lines), and the neural signals (∑wixi) are sent to a designated column line, i.e.,
the jth post-neurons (blue arrow). In contrast to the biological neurotransmission process, undesired neural signals (∑IUndesired) are also generated
through the neighboring synaptic devices (red arrow) in the array without selectors, which means the output signal is given by ∑wixi+ ∑IUndesired
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increase in the number of weight updates in the learning
process.29 Although diverse selector devices in crossbar
arrays have been suggested to suppress these uninten-
tional leakage paths,30,32–34 device structures for artiﬁcial
synapses that only transmit the synaptic signals along the
desired pathway without a selector have rarely been
reported. In addition, the effect of crosstalk between
neighboring synapses on the learning accuracy in ANNs
has rarely been investigated. Many studies of memristor
synapses have focused on the mimicking of synaptic
functions at the single-device level,13,14 and have per-
formed learning simulations under the assumption that
there is negligible synapse-to-synapse coupling. There-
fore, designing and fabricating artiﬁcial synapses that
perform desirable synaptic functions and suppress
unwanted neural signals in the array is a prerequisite for a
high-accuracy and low-power learning process.
In this study, we designed and fabricated a self-
rectifying memristor synapse and crossbar array (16 ×
16) employing a Pt/TaOy/nanoporous (NP) TaOx/Ta
junction structure that can effectively prevent unwanted
neural signals. The essential synaptic and switching
characteristics are mimicked and statistically evaluated.
Moreover, based on the simulation of MNIST pattern
recognition, we veriﬁed that the recognition accuracy can
be determined by the magnitude of the synapse-coupling
(S.C) values. Considering the average experimental value
of S.C (=1.60 × 10−4), we demonstrated that the trained
network consisting only of our memristive synapse can
achieve a recognition accuracy of 89.08% after 15 epochs
for the MNIST digit images. This value is much higher
than the case when a non-rectifying memristor is used
(i.e., S.C= 1.0). Our proposed TaOy/NP TaOx memristor
structure could provide an attractive synaptic platform for
implementation of ANNs with high-accuracy and energy-
efﬁcient learning capability.
Materials and methods
Fabrication of the memristor synapse
Ta metal (200 nm) was deposited on a SiO2/Si substrate
using DC sputtering after the substrate was thoroughly
cleaned with acetone, isopropyl alcohol, and DI water for
5 min. Using the designed galvanic cell with an electrolyte
consisting of sulfuric acid (150 ml, 98%, DAEJUNG 7683-
4100), HF (0.25 ml, 49%, J.T. Baker 9564-06), and H2O
(4.3 ml), the Ta metal was anodized at 50 V for 10 s. The
upper Ta metal was simultaneously oxidized and etched,
resulting in the formation of NP TaOx (≈65 nm) on top of
the non-anodized Ta metal. The oxygen ions are mostly
consumed to form the TaOx on Ta and other oxidized
materials (e.g., SO3) are rarely produced during the ano-
dization, indicating a low possibility of producing a
potential residual of S or SO3 that could affect the
switching.35–38 Then, TaOy (≈10 nm) was deposited using
RF sputtering. To complete the device, patterned Pt metal
(100 nm) was sputtered on the TaOy/NP TaOx/Ta layer
using a shadow mask to act as the top electrode (200-μm
junction diameter).
Measurement of device characterization
An Agilent 4155C semiconductor parameter analyzer
and 41501B pulse generator in the probe station were
used to measure the electrical and synaptic characteristics
of the TaOy/NP TaOx memristor synapse. During the
measurements, a voltage was applied to the top Pt elec-
trode and the bottom Ta electrode was grounded. All
measurements were performed in air and at room tem-
perature except the endurance tests, which were con-
ducted at 85 °C.
Results and discussion
Single TaOy/NP TaOx memristor
To fabricate an artiﬁcial synapse that can robustly block
undesirable neural signals generated through adjacent
synapses in addition to performing essential synaptic
functions, we designed a homogeneous bilayer memristor
structure consisting of stackable tantalum oxide bilayers
(non-porous and nanoporous layers). Figures 2a, b show a
schematic diagram of the designed memristor synapse
and a cross-sectional transmission electron microscopy
image, respectively, in which the junction structure con-
sists of Pt/TaOy (≈10 nm)/NP TaOx (≈65 nm)/Ta layers.
The NP TaOx layer was formed from the bottom Ta metal
using anodization in a sulfuric acid solution with HF and
H2O, exhibiting an oxygen vacancy (V ::o ) gradient
depending on the TaOx depth. Details of the device fab-
rication are described in the Methods section. The exis-
tence of pores (diameter≈20−50 nm) inside the TaOx
layer leads to a reduction in the overall switching currents
due to its charge/ion trapping ability and the high insu-
lation of the pore itself;39,40 decreasing the energy
required for switching. The primary role of the top TaOy
layer (y≈2.4) deposited on the NP TaOx using RF sput-
tering is to form a robust Schottky barrier between the top
Pt metal and the TaOy layer that is constant under diverse
input stimuli. This structure is expected to effectively
suppress undesired neural signals in the reverse voltage
region at a very low level, regardless of programming
voltage variation. In addition, the top TaOy layer can
prevent the potential formation of electrical short circuits
based on top Pt metal penetration through the NP oxide
layer.
Figure 2c shows the representative current-voltage
(I–V) switching characteristics for the TaOy/NP TaOx
memristor synapse for different magnitudes of sweeping
voltage (VS). All measurements show asymmetric bipolar
(self-rectifying) switching behavior controlled by different
bias polarities without any formation process, which
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resembles the typical switching curve of one-diode–one-
resistor (1D–1R) memory devices.30,41 In the negative
voltage region, the switching current of the device can be
suppressed based on the rectifying property of the
Schottky barrier at Pt/TaOy; its level is roughly main-
tained (≈10−10 A) regardless of programming voltage
variation (from 4 to 8 V). In contrast, in the positive
voltage region, the hysteresis window gradually widens as
the magnitude of VS increases. Different voltage points for
the minimal current values reﬂect the different charge-
trapping ability according to the applied voltage polarity
(Fig. 2c), which may be inﬂuenced by the junction
asymmetry.39,40 The multiple switching conductances of
the TaOy/NP TaOx memristor controlled by the input
voltages can be utilized as variable synaptic weights for
the artiﬁcial synapse. The maximum non-linearity of the
devices was ≈104; this value was obtained from the cur-
rent ratio between the read voltage (deﬁned as Vr=VS/2)
and −Vr in the ON state and is comparable to previously
reported values for 1D–1R memory devices in a densely
packed crossbar array (Supplementary Information,
Fig. S1).30,41 Higher non-linearity implies a further
reduction in the inﬂuence of undesired neural signals
ﬂowing through neighboring synapses on a selected
synapse. The memristor synapse exhibited excellent
operational retention (≈1.2 × 104 s) and endurance (5.0 ×
103 cycles at 85 °C), in addition to repeatable sweeping
stability (1000 sweeps for |VS|= 4 V) (Fig. 2d and Sup-
plementary Information, Figs. S2a and S2b).
The programming pulse applied as the pre-synaptic
input can determine the consumed energy per the weight
update for the network training. The relatively high pro-
gramming voltages and long pulse width must be further
improved for application in energy-efﬁcient and large-
scale neuromorphic device arrays. Furthermore, because
the pore size reﬂects the trapping ability, which deter-
mines the switching conductance level, and its variation
can cause ﬂuctuations in the switching parameters, such
as power consumption, non-linearity, and minimal cur-
rent, the size and uniformity of the pores should be
Fig. 2 Junction structure, electrical characteristics, and synaptic functions of the TaOy/NP TaOx memristor synapse. a Schematic of a
memristor synapse with a junction diameter of 200 μm. b Cross-sectional TEM image of the memristor synapse. c Self-rectifying I–V switching curves
of the memristor synapse versus the magnitude of Vs (from 4 to 8 V). The inset shows the I–V curves on a linear scale. d Consecutive I–V switching
curves (1000 times) at |Vs|= 4 V. e, f XPS depth-proﬁling analysis of the Ta 4f spectra as a function of the sweeping direction of programing voltage
applied to the Pt electrode [V > 0 for (e) and V < 0 for (f)]. V > 0 indicates a voltage sweep from 0 to 10 V and V < 0 indicates voltage sweeping from 0
to −10 V. g Plot of x (or y) in TaOx (or y) as a function of junction depth, showing the change in the V ::o distribution and position of the Ohmic-like
contact at NP TaOx/Ta. h Plots of PSC as functions of the pulse width (from 20 to 40 ms) in response to potentiating and depressing input-signal
trains (100 pulses for each pulse train). Implementation of LTP and LTD. The PSC was read at Vr= 5 V whenever one programming pulse was applied
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improved to realize a uniform and nanoscale memristor
synapse. We previously suggested that the combination of
intentional engineering of the porous structure and
operational optimization can enhance the essential
switching performance metrics, such as programming
power and non-linearity.40 There is a potential for our
device system to be programmed at a relatively low bias
region if we properly engineer the pore structure and
optimized the junction structure.
Because the NP TaOx oxidation state was gradually
reduced as its depth was increased, the asymmetric con-
tacts in the memristor were initially established at both
interfaces, i.e., the Schottky contact at Pt/TaOy (y≈2.4)
and the Ohmic-like contact at the NP TaOx/Ta (x≈0.2)
interface (Figs. 2e, f). Depending on the applied voltage
polarity, the distribution of V ::o in the NP TaOx layer could
be partially altered due to the V ::o drift in the electric ﬁeld
and its exchange between the TaOy layer and the NP
TaOx layer, which lead to a change in the position of the
Ohmic-like contact in the junction (see the schematic of
the switching process in Fig. S3). The positively charged
V ::o values that were additionally produced from TaOy and
the pore edge presumably migrate toward the Ta metal
layer when a positive voltage is applied to the Pt top
electrode (V > 0). In this case, the position of the Ohmic-
like contact formed at the NP TaOx/Ta interface could be
located at a shallower depth in the junction, resulting in a
reduction of the resistance at Vr (i.e., the ON state).
Conversely, V ::o migrates toward the TaOy layer and the
pore edge when a negative voltage is applied to the Pt top
electrode (V < 0). The Ohmic-like contact could be loca-
ted at a deeper depth in the junction, resulting in an
increase in the resistance at Vr (i.e., the OFF state). Using
ex-situ depth-proﬁling X-ray photoelectron spectroscopy
(XPS) analysis with timed Ar+ bombardment, we inves-
tigated the differences in the oxygen ratio of TaOy/NP
TaOx/Ta layer between different voltage polarities. As
shown in Fig. 2g, the V ::o distribution and position of the
Ohmic-like contact change based on the polarity of the
applied voltages, which supports the suggested switching
mechanism. The asymmetric bipolar switching phenom-
enon of TaOy/NP TaOx memristor synapse can be
understood based on the shift in the Ohmic-like contact
driven by the change in the V ::o distribution in the NP
TaOx layer.
The intrinsic Schottky contact formed at the Pt/TaOx
(≥10 nm) interface results in sufﬁcient suppression of the
sneak-current in the reverse bias region regardless of the
programming voltage (Fig. 2c). However, the sneak-
current level was signiﬁcantly increased when a thinner
TaOy layer (<8 nm) was inserted between Pt and NP TaOx
(see Supplementary Information, Fig. S4). Therefore, the
thickness of the top TaOy layer determines the rectifying
properties and the sneak-current level of the TaOy/NP
TaOx memristor synapse. Moreover, because the Schottky
barrier formed at the Pt/TaOy interface is also inﬂuenced
by the interfacial surface quality, it is important to fabri-
cate a uniform surface with low RMS to suppress unde-
sired pathways and lower the switching variability
(Fig. S5).
Long-term plasticity is regarded as essential to biologi-
cal synaptic functions, and has two forms, long-term
potentiation (LTP) and long-term depression (LTD), that
generally exhibit gradual potentiation and depression in
synaptic weight, respectively, depending on the input
stimuli.25,26 To mimic LTP and LTD in the Pt/TaOy/NP
TaOx/Ta memristor synapse, we controlled the degree of
change in the synaptic weight by modulating the input
stimuli, as shown in Fig. 2h. When a potentiating input-
signal train consisting of 100 pulses of 10 V for 20 ms was
delivered to the top Pt metal of the memristor synapse
(i.e., pre-neuron), the synaptic weight begins to be
potentiated and the post-synaptic current (PSC) gener-
ated in the bottom Ta metal (post-neuron) gradually
increases (mimicking LTP). In contrast, when a depres-
sing input-signal train consisting of 100 pulses at –10 V
for 20ms was delivered to the pre-neuron, the synaptic
weight begins to be depressed and the PSC at the post-
neuron decreases (mimicking LTD). The change in the
PSC for both LTP and LTD is larger when the pulse width
is increased from 20 to 40 ms because of the larger change
in the V ::o distribution. This controllability provides input
ﬂexibility for controlling the synaptic plasticity. The
device also exhibits operational stability for both LTP and
LTD under repeatable potentiating and depressing input
pulses (see Supplementary Information, Figs. S6, S7). We
also imitated the STDP characteristic that is associated
with the learning capability of the human brain42,43 (see
the inset in Fig. S8).
TaOy/NP TaOx memristor array
To verify whether the TaOy/NP TaOx memristor
synapse can suppress undesired neural signals of the
crossbar array, a 16 × 16 crossbar array was fabricated
using a shadow mask process and tested as a proof of
concept (Fig. 3a). The side length of the cell was 100 μm.
An additional selector on every node in the array is not
required, signiﬁcantly reducing the complexity of fabri-
cation. The fabrication of the TaOy/NP TaOx crossbar
array is described in the Supplementary Information
(Fig. S9). As shown in Fig. 3b, the distributions and
magnitudes of the ON current (ION), OFF current (IOFF),
sneak-current (ISneak), and synapse-coupling value
(denoted by S.C) were statistically investigated (64 cells
among 128 cells). ISneak is the current at −Vr and S.C is
deﬁned as ISneak/ION, that is, the inverse of the non-
linearity value. Because ISneak determines the magnitude
of the undesired neural signals generated by neighboring
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interconnected synapse cells, the S.C reﬂects the degree of
activation of undesired pathways in the array. Thus, the
ISneak and S.C in the memristor synapse should be as low
as possible. The ION, IOFF, ISneak, and S.C for the TaOy/NP
TaOx crossbar array were 2.87 ± 1.96 × 10
−6 A, 4.49 ±
3.36 × 10−7 A, 4.61 ± 2.22 × 10−10 A, and 1.60 ± 0.74 ×
10−4, respectively, for the 64 cells. The distribution maps
of each switching parameter show that our memristor
array exhibited relatively well-deﬁned switching para-
meters with acceptable cell uniformity, as shown in
Fig. 3c. Figure 3d shows the statistical histograms of ION,
IOFF, ISneak, and S.C on a logarithmic scale, which
demonstrate that each parameter can be distinguished
(based on the distribution). From the selected 2 × 2
matrices within the 16 × 16 array, the I-V switching
characteristics for each cell were determined and a
crosstalk test was performed, as shown in Figs. 3e–g. Our
results conﬁrmed that the OFF states of the selected cell
([1 × 1], shown in the blue box) can be correctly read after
programming regardless of the states (ON or OFF) of the
neighboring cells ([1 × 2], [2 × 1], and [2 × 2], indicated by
red boxes) (Figs. 3f, g). This occurs because the low S.C of
the TaOy/NP TaOx memristor synapse can effectively
deactivate the unintentional leakage paths; the ISneak
through the [2 × 2] cell in the reverse-bias direction is
signiﬁcantly suppressed.
MNIST pattern recognition simulation
To explore the inﬂuence of undesired neural signals in
ANNs, we simulated MNIST pattern recognition based
on the LTP and LTD ﬁtting results of the TaOy/NP TaOx
memristor synapse (see Supplementary Information,
Fig. S10). Figure 4a shows the constituents of a single-
layer network for the typical MNIST pattern recognition
process,44,45 which simpliﬁes the input/output class of the
biological neuron network. Figure 4a shows an example of
the recognition process for ‘‘3’’. The single-layer network
consists of 784 input neurons (pre-neurons) and 10 out-
put neurons (post-neurons) fully connected by 784 × 10
= 7840 synaptic weights. The input pattern representing
the MNIST handwritten digit image (28 × 28 pixels) is
connected to each input neuron. The input signal xi
corresponding to each pixel index is individually scaled by
wi,j; all weighted inputs are delivered into the output
neuron in the form of ∑wi,jxi. i and j are integer numbers
that range from 1 to 784 for i and from 1 to 10 for j. It is
assumed that the signals at the output neurons transmit in
the form of a sigmoid activation function y= f (∑wi,jxi),
where f= (1+ e−x)−1. This activation function converts
the weighted sum into output signal y and acts as a
threshold function in a biological neuron. The 60,000
randomly ordered training images corresponding to the
MNIST handwritten digits from 0 to 9 are consecutively
Fig. 3 TaOy/NP TaOx memristor array. a Top-view SEM image of a 16 × 16 crossbar array. b Statistical histograms of the ION, IOFF, ISneak, and S.C for 64
cells in the arrays. c Rearranged 4 × 16 distribution maps and (d) statistical histograms of ION, IOFF, ISneak, and S.C on a logarithmic scale, respectively.
The switching parameters (ION, IOFF, ISneak and S.C) were obtained after a DC voltage sweep of |VS|= 10 V for each cell. e I–V switching curves in the
selected 2 × 2 array; a selected cell (blue box) and unselected cells (red box). f, g Histograms of the OFF currents at Vr= 5 V of the selected cell in the
2 × 2 array when the switching states of the unselected cells are in OFF or ON states
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fed to the single-layer network (i.e., ≈6,000 images per
one-digit number). When a training image is processed,
all connected synaptic weights between the input and
output neurons are updated based on the delta rule,46 Δwi,
j= ηejxi, which is a supervised learning algorithm.
47 η is
the learning rate that indicates how fast the synaptic
weights change and e= t−y is the error, where t is a target
value that is determined by the input pattern. The training
process refers to one training epoch. After one epoch is
completed, another 10,000 images that were not used in
the above-described training process were tested. This
algorithmic approach to the single-layer network process
has often been utilized for simple handwritten digit
recognition. As shown in Fig. 4b, the single-layer network
corresponds to the crossbar array in which input and
output neurons intersect at artiﬁcial synapses. In the
network array, wi,j is deﬁned based on the conductance
difference between a pair of neighboring memristor
Fig. 4 MNIST pattern recognition simulation. a Constituents of a single-layer network for the typical MNIST pattern recognition process in which
input neurons (yellow) and output neurons (green) are fully connected by synaptic weight (blue). b Diagram of a crossbar array mapped into ANNs.
The input voltages (xi, grey) are applied to the input neurons of each column (yellow) and are scaled by their own synaptic weights (wi,j= Gi,j
+−Gi,j
−).
The output signals are integrated into the form of ∑wi,jxi at the output neurons of each row (green). c, d Diagrams of reconstructed ANN architectures
for two cases: (i) the case in which the undesired neural pathways (red lines) are not suppressed, and (ii) the fully suppressed case. e, g Reshaped
28 × 28 contour images of the ﬁnal conductances (Gi,j
+ and Gi,j
−) and synaptic weights (wi,j) corresponding to “3” after 15 training epochs
corresponding to S.C= 1 and S.C= 0. f, h Confusion matrices for a classiﬁcation test of the 10,000 MNIST handwritten digit images after 15 training
epochs corresponding to S.C= 1.0 and S.C= 0
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synapses, i.e., wi,j ≡ Gi,j+−Gi,j−.48 Gi,j+ and Gi,j− are the
conductances of two neighboring memristors connected
at the ith word and jth bit lines, respectively. wi,j > 0 and
wi,j < 0 represent the synaptic weights for excitatory and
inhibitory synapses, respectively. These two-memristor
synapses signiﬁcantly improve the effectiveness of the
weight update in the crossbar array. The array imple-
ments vector-matrix multiplication and summation, in
which all weighted inputs are integrated into the output
neuron via Kirchhoff’s law and Ohm’s law in the form of ∑
Gi,j
+xi and ∑ Gi,j
−xi.
20 Then, ∑wi,jxi= ∑ Gi,j
+xi − ∑ Gi,j
−xi
and the activation function y= f (∑wi,jxi) are applied and
transmitted through circuit-based output neurons.49,50
Based on this approach, we simulated two cases: (i) the
case that the undesired neural signals are not suppressed
and (ii) the fully suppressed case. Figure 4c shows a simple
schematic network diagram for case (i), in which neural
signals through both desired (blue) and undesired (red)
pathways are considered. Each output signal generated
from the activation function is determined by all the
weighted inputs through the blue and red pathways.
Similar to the crosstalk signal in the array, the undesired
neural signals through the red pathways could largely be
generated at a high S.C. In contrast, in case of (ii), the
output is determined only by the weighted inputs through
the blue pathways (Fig. 4d). All synapses are independent
of each other (i.e., S.C= 0).
To reﬂect the effect of undesired neural signals in the
ANNs, the sneak current corresponding to the S.C was
added to the generated PSC values for simplicity. For
example, if S.C ranges from 0 < S.C ≤ 1.0, the red pathways
are activated, causing an increased weighted sum (∑wi,jxi
+ ∑IUndesired) at the connected output neuron. In the case
of S.C= 1.0, the memristor synapse exhibits a symmetric
I–V switching proﬁle regardless of the voltage polarity,
i.e., the sneak current is the same as the highest PSC (ION)
of the Vr scheme. In this case, the red pathways are fully
activated and the difference in the synaptic weights
between synapses almost disappears, as illustrated in
Fig. 4c. However, if S.C= 0, the red pathways are fully
suppressed, which generates only ∑wi,jxi at the output
neuron, as illustrated in Fig. 4d. The sneak current
becomes zero and each synaptic weight can be indepen-
dently programmed and updated, which is considered
ideal for ANNs.
Figures 4e–h show the simulation results of the pattern
recognition for S.C= 1 and S.C= 0 after 15 training
epochs. A detailed ﬂow chart for one epoch is provided in
the Supplementary Information (Fig. S11). In both cases,
for the ‘‘3’’ input pattern, the ﬁnal conductance (Gi,j
+ and
Gi,j
−) and the synaptic weights (wi,j) connected to the ‘‘3’’
output neuron can be reshaped to a 28 × 28 array after 15
epochs (Figs. 4e, g). From the reshaped contour images
corresponding to Gi,j
+, Gi,j
−, or wi,j, we can estimate
whether “3” is well recognized or not. For S.C= 1, the
reshaped images in the array do not correspond to the “3”
input pattern or other patterns, indicating failure (Fig. 4e).
For S.C= 0, the reshaped images in the array correspond
to only the “3” input pattern, indicating success. Figs. 4f, h
show the confusion matrices that correspond to mis-
classiﬁcation for S.C= 1 and S.C= 0 after 15 training
epochs, respectively. Based on the similarity of each out-
put signal to a target signal in terms of the individual
input digit pattern, the green saturation of an individual
tile in the confusion matrices can be determined. The
trained network that correctly recognizes all input pat-
terns will render only diagonal tiles in green. For S.C=
1.0, the randomly distributed tiles with different satura-
tions of green in the confusion matrix are shown in Fig. 4f,
indicating the failure of pattern recognition. For S.C= 0,
the diagonal tiles are exclusively saturated green, as shown
in Fig. 4h, indicating the success of pattern recognition.
Using different S.C from 0 to 1 at 0.2 intervals, the single-
layer network consisting of TaOy/NP TaOx memristor
synapses was trained and tested for 15 training epochs.
Then, we estimated the accuracy of MNIST pattern
recognition for different S.C values and number of
training epochs, as shown in Fig. 5. The recognition
accuracy signiﬁcantly improves as the S.C decreases, as
indicated by the red arrow in Fig. 5. Interestingly, the
accuracy does not further improve despite increasing the
number of training epochs, which indicates that the
magnitude of undesired neural signals constrains the
maximum accuracy of recognition in ANNs. Based on the
experimental average S.C (1.60 × 10−4) for the TaOy/NP
TaOx memristor synapse, the trained network achieved a
Fig. 5 Evolution of the recognition accuracy for the MNIST pattern at
different S.C (from 0 to 1 with a 0.2 interval) and training epochs (up to
15). The TaOy/NP TaOx memristor synapse has S.C= 1.60 × 10
−4,
which is comparable to an accuracy of S.C= 0
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recognition accuracy of 87.63% after only three epochs
and 89.08% after 15 epochs. Notably, other requirements
for artiﬁcial synaptic devices can signiﬁcantly affect the
learning capability in ANNs, such as the linearity of the
weight update (the nonlinearity of the spike-generation
process), multilevel states, dynamic range (ON/OFF
ratio), and device-to-device and cycle-to-cycle variation.
For example, the linearity of the weight update determines
the mapping degree of the synaptic weights in the algo-
rithms in the conductance of the device, which affects the
learning accuracy.3,17 This value ranges from 0 to 1 and
should be zero for a perfectly linear weight update.
However, in the case of our memristive synapse, the lin-
earity of the weight update is 0.75, which should be
improved to achieve higher learning accuracy (Fig. S12).
Considering that more conductance states enable the
individual pattern to be more clearly distinguished, the
multilevel states and dynamic range are related to the
resolution capability of information storage for input
patterns.3,17 In addition, although the device-to-device
and cycle-to-cycle variations could cause uncertainty of
the weighted sum in the large-scale ANNs during the
learning process, a neuro-inspired network features fault-
tolerant computing capability.3,49 This implies that the
network is less vulnerable to device and cycling variation,
and could be properly trained to some degree (Fig. S13).
Although the linearity of the weight update and the
switching window of the device require further improve-
ment for high-recognition accuracy (i.e., closer to that of
the human brain), our simulations provide a framework
for further research into homogeneous bilayer memristor
synapses consisting of non-porous and NP oxide layers
with different stoichiometry.
Conclusions
In summary, we fabricated a self-rectifying memristor
for an artiﬁcial synapse employing a Pt/TaOy/NP TaOx/
Ta stack on a SiO2/Si substrate that can effectively sup-
press the undesired neural signal in ANNs and mimic
essential synaptic functions. A potential switching
mechanism is suggested and discussed based on the shift
in the Ohmic-like contact site driven by the change in the
V ::o distribution in the NP TaOx layer under an electric
ﬁeld and the intrinsic Schottky contact at the Pt/TaOy
interface. In addition, a 16 × 16 crossbar array consisting
of this memristor synapse for ANNs was implemented
and statistically evaluated; a crosstalk test was also per-
formed. The effect of undesired neural signals on the
accuracy of pattern recognition was simulated for differ-
ent S.C. We demonstrated that a trained network with an
experimental S.C= 1.60 × 10−4 can achieve a recognition
accuracy of 89.08% after 15 epochs for MNIST digit
images. Our results suggest that the rationally designed
TaOy/NP TaOx memristor synapse offers a novel synaptic
platform that allows for the implementation of ANNs in
high-accuracy recognition and low-synaptic-coupling
applications.
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